Live Chat
Contact
Results based on filters ( 127 jobs found )
Hillsboro, Oregon, United States| Phoenix, Arizona, United States| Folsom, ...
Details
Summary
About the job:
California, United States| Santa Clara, California, United States Job ID JR0262734 Job Category Silicon Hardware Engineering Work Mode Hybrid Experience Level Experienced Job Description Intel's Advanced Design (AD) team resides within the Design Enablement (DE) organization which works in close collaboration with our partners in process technology, IP, and products spanning client/server and networking products. The primary focus of AD is to guide process technology definition, and design prototypes in Intel's latest...
Location:
Santa Clara, CA
Job Type:
Full-Time
Permanent
Occupation:
Electronics Engineers, Except Computer
Career Level / Education:
Bachelor's degree
Salary:
Six Figure Jobs (more than $100K)
Certifications / Licenses:
N/A
Workkeys
Applied Math
7
Graphic Literacy
6
Workplace Documents
6
Hillsboro, Oregon, United States| Phoenix, Arizona, United States| Santa ...
Details
Summary
About the job:
Clara, California, United States Job ID JR0262670 Job Category Software Engineering Work Mode Hybrid Experience Level Experienced Job Description At Intel, Design Enablement (DE) is one of the key pillars enabling Intel to deliver winning products in the marketplace. You will directly drive and work with DE cross teams to ensure that design-kits for customer enablement are lead cutting edge technologies. In addition, you will work with our customers to outline and collaborate on requirements with internal partners to...
Location:
Santa Clara, CA
Job Type:
Full-Time
Permanent
Occupation:
Electronics Engineers, Except Computer
Career Level / Education:
Bachelor's degree
Salary:
Six Figure Jobs (more than $100K)
Certifications / Licenses:
N/A
Workkeys
Applied Math
6
Graphic Literacy
6
Workplace Documents
6

Senior DFT Engineer

data-type="string"> Job_description : Company: Qualcomm Atheros, Inc. Job ...
Details
Summary
About the job:
Area: Engineering Group, Engineering Group > ASICS Engineering General Summary: The Digital ASIC Design Team is currently seeking candidates who will be responsible for the implementation and verification of DFT/DFD (Design for Test/Design for Debug) techniques for low power, multi voltage designs. The candidate should have solid hands-on experience with industry standard DFT techniques such as scan and MBIST. Job responsibilities include DFT pattern generation, coverage analysis and debug as well as running and...
Location:
Santa Clara, CA
Job Type:
Full-Time
Permanent
Occupation:
Electronics Engineers, Except Computer
Career Level / Education:
Bachelor's degree
Salary:
Six Figure Jobs (more than $100K)
Certifications / Licenses:
N/A
Workkeys
Applied Math
7
Graphic Literacy
6
Workplace Documents
6
remote type Hybrid Remote CHEP helps move more goods to more people, in more ...
Details
Summary
About the job:
places than any other organization on earth via our 300 million pallets, crates and containers. We employ 11,000 people and operate in more than 55 countries. Through our pioneering and sustainable share-and-reuse business model, the world’s biggest brands trust us to help them transport their goods more efficiently, safely and with less environmental impact. What does that mean for you? You’ll join an international organization big enough to take you anywhere, and small enough to get you there sooner. You’ll help...
Location:
Santa Clara, CA
Job Type:
Full-Time
Permanent
Occupation:
Electronics Engineers, Except Computer
Career Level / Education:
Bachelor's degree
Salary:
Six Figure Jobs (more than $100K)
Certifications / Licenses:
N/A
Workkeys
Applied Math
5
Graphic Literacy
6
Workplace Documents
6

RTL design engineer

JOB DUTIES: Responsible for RTL design using Verilog HDL for implementation ...
Details
Summary
About the job:
and debug. Read and comprehend System on Chip level architectural specification. Write microarchitecture specification for new and modified functions. Responsible for linting and simulation of design. Work with synthesis and backend teams for physical implementation. EDUCATION: Bachelor's or Master's in Computer Engineering KEY RESPONSIBILITIES:? Perform RTL design of digital components in Verilog/systemverilog. Analyze/fix Lint and CDC errors of the components. Guarantee quality/timely deliverables meeting project’s...
Location:
Santa Clara, CA
Job Type:
Full-Time
Permanent
Occupation:
Electronics Engineers, Except Computer
Career Level / Education:
Bachelor's degree
Salary:
Six Figure Jobs (more than $100K)
Certifications / Licenses:
N/A
Workkeys
Applied Math
7
Graphic Literacy
6
Workplace Documents
6
We are part of the global engineering team at NVIDIA that crafts ...
Details
Summary
About the job:
groundbreaking GPUs for all applications, such as supercomputers, gaming consoles, and self-driving cars. Come join our mission to engineer the next generation of innovative products. Our team's focus is on the architecture and design of CMOS and Silicon-Photonics high-speed chip interfaces (NVLink, IEEE, PCIE, USB, OIF) and other sophisticated photonic functions. We are looking for a leader with a proven track record in carrying designs from initial concept to customer. You will have the opportunity to define product...
Location:
Santa Clara, CA
Job Type:
Full-Time
Permanent
Occupation:
Electronics Engineers, Except Computer
Career Level / Education:
Bachelor's degree
Salary:
Six Figure Jobs (more than $100K)
Certifications / Licenses:
N/A
Workkeys
Applied Math
7
Graphic Literacy
6
Workplace Documents
6
The Advanced Technology Group (ATG) at NVIDIA is an organization of process, ...
Details
Summary
About the job:
CAD, and design engineers that works closely with key foundry partners and internal design groups. The team defines and prototypes advanced process, design, and yield methodologies and ensures product groups are well-positioned for the next generation. We are looking to hire an experienced and outstanding Sr. Manager to serve as the device technology professional for NVIDIA in developing groundbreaking technologies to deliver high performance products. The best candidates will have in-depth understanding of...
Location:
Santa Clara, CA
Job Type:
Full-Time
Permanent
Occupation:
Electronics Engineers, Except Computer
Career Level / Education:
Bachelor's degree
Salary:
Six Figure Jobs (more than $100K)
Certifications / Licenses:
N/A
Workkeys
Applied Math
7
Graphic Literacy
6
Workplace Documents
6
Hillsboro, Oregon, United States| Austin, Texas, United States| Phoenix, ...
Details
Summary
About the job:
Arizona, United States| Folsom, California, United States| Santa Clara, California, United States Job ID JR0262428 Job Category Silicon Hardware Engineering Work Mode Hybrid Experience Level Experienced Job Description This position is with the Library Technology Benchmarking team within the Foundry Technology Development's Advanced Design Organization. This group works closely with both process and product design teams, to deliver capabilities to optimize and integrate digital-logic circuits with Intel's leading edge...
Location:
Santa Clara, CA
Job Type:
Full-Time
Permanent
Occupation:
Electronics Engineers, Except Computer
Career Level / Education:
Bachelor's degree
Salary:
Six Figure Jobs (more than $100K)
Certifications / Licenses:
N/A
Workkeys
Applied Math
7
Graphic Literacy
6
Workplace Documents
6

Device Engineer

Santa Clara, California, United States Job ID JR0262427 Job Category ...
Details
Summary
About the job:
Manufacturing and Process Development Work Mode Hybrid Experience Level Experienced Job Description As an integral part of Intel's new IDM2.0 strategy, we are establishing Intel Foundry Services (IFS), a fully vertical, standalone foundry business, reporting directly to the CEO. IFS will be a world-class foundry business and major provider of US and European-based capacity to serve customers globally. Intel Foundry Services will be differentiated from other Foundry offerings with a combination of leading-edge packaging and...
Location:
Santa Clara, CA
Job Type:
Full-Time
Permanent
Occupation:
Electronics Engineers, Except Computer
Career Level / Education:
Bachelor's degree
Salary:
Six Figure Jobs (more than $100K)
Certifications / Licenses:
N/A
Workkeys
Applied Math
5
Graphic Literacy
6
Workplace Documents
6
data-type="string"> Job_description : Company: Qualcomm Technologies, Inc. ...
Details
Summary
About the job:
Job Area: Engineering Group, Engineering Group > PMIC Design General Summary: Oversees definition, design, verification, and documentation of mixed signal circuits and/or products in the field of Power Management. Determines architecture design and circuit level specifications based on system level requirements. Is actively involved in all aspects of the design from system definition/simulation to circuit design and simulation. Heavy involvement in overseeing layout and silicon evaluation is also expected. Requires...
Location:
Santa Clara, CA
Job Type:
Full-Time
Permanent
Occupation:
Electronics Engineers, Except Computer
Career Level / Education:
Bachelor's degree
Salary:
Six Figure Jobs (more than $100K)
Certifications / Licenses:
N/A
Workkeys
Applied Math
7
Graphic Literacy
6
Workplace Documents
6

Current Filters

Refine

Industry
Location
Salary
Career/Education Level
Certificates
Occupation
Job Type
Other Opportunities

Clear All Filters
This user has no active resume. Please click here to manage resumes.
My OhioMeansJobs Notice
You have reached the maximum number of Saved Searches / Matches. You must remove an existing record before you can save a new one. Access your saved items here.
Confirm your search criteria, then select the frequency of your search and give it a name.
Location: Santa Clara
(Radius: Exact location only)
Job Type: Permanent
Occupation: Electronics Engineers, Except Computer
How often do you want to receive emails?
All fields are required
This field is required
Save
Search Jobs
Advanced close
Select up to 10 occupations
Add Occupations
...
  • x
x close
Loading Map, please wait...
Position is accurate to the ZIP Code or city location only.
Loading Map, please wait...